A High Throughput Hardware Architecture for Parallel Recursive Systematic Convolutional Encoders
نویسندگان
چکیده
منابع مشابه
High-rate systematic recursive convolutional encoders: minimal trellis and code search
We consider high-rate systematic recursive convolutional encoders to be adopted as constituent encoders in turbo schemes. Douillard and Berrou showed that, despite its complexity, the construction of high-rate turbo codes by means of high-rate constituent encoders is advantageous over the construction based on puncturing rate-1/2 constituent encoders. To reduce the decoding complexity of high-r...
متن کاملLow-complexity high-throughput decoding architecture for convolutional codes
Sequential decoding can achieve a very low computational complexity and short decoding delay when the signalto-noise ratio (SNR) is relatively high. In this article, a low-complexity high-throughput decoding architecture based on a sequential decoding algorithm is proposed for convolutional codes. Parallel Fano decoders are scheduled to the codewords in parallel input buffers according to buffe...
متن کاملPunctured 8-PSK Turbo-TCM transmissions using recursive systematic convolutional GF(2N) encoders
A new Galois field GF ( 2 ) structure for designing recursive systematic convolutional (RSC) encoders is presented in this article. The proposed RSC encoders are used as components of a parallel-concatenated Turbo trellis coded modulation (TTCM) scheme. The GF ( 2 ) RSC encoders include a nonlinear function named leftcirculate (LCIRC), which is performing a left circulation over the N bits repr...
متن کاملHigh-Throughput Hardware Architecture for the SWIFFT / SWIFFTX Hash Functions
Introduced in 1996 and greatly developed over the last few years, Lattice-based cryptography offers a whole set of primitives with nice features, including provable security and asymptotic efficiency. Going from “asymptotic” to “real-world” efficiency seems important as the set of available primitives increases in size and functionality. In this present paper, we explore the improvements that c...
متن کاملHigh-Throughput Parallel Architecture for H.265/HEVC Deblocking Filter
A novel parallel VLSI architecture is proposed in order to improve the performance of the H.265/HEVC deblocking filter. The overall computation is pipelined, and a new parallel-zigzag processing order is introduced to achieve high throughput. The processing order of the filter is efficiently rearranged to process the horizontal edges and vertical edges at the same time. The proposed H.265/HEVC ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Information
سال: 2019
ISSN: 2078-2489
DOI: 10.3390/info10040151